WHAT IS CLAIMED IS:

- 1. A semiconductor memory device comprising:
- 2 a semiconductor substrate;
- 3 a memory cell section including a memory cell transistor
- 4 formed on said semiconductor substrate;
- 5 a plate contact section including a plate transistor formed
- 6 on said semiconductor substrate;
- 7 a first interlayer insulation film formed on said
- 8 semiconductor substrate to cover said memory cell transistor
- 9 and said plate transistor;
- 10 an etch stop layer formed on said first interlayer
- 11 insulation film;
- 12 a ferro-electric capacitor including a lower electrode
- 13 connected to said memory cell transistor, a ferro-electric film
- 14 and an upper electrode, and formed on said etch stop layer in
- 15 said memory cell section;
- a second interlayer insulation film formed on an entire
- 17 surface of said substrate to cover said ferro-electric capacitor;
 - a first contact hole corresponding to said ferro-electric
 - 19 capacitor and formed in said second interlayer insulation film
 - 20 in said memory cell section to expose said upper electrode of
 - 21 said ferro-electric capacitor;
 - 22 a second contact hole formed in said second interlayer
 - 23 insulation film in said plate contact section; and
 - a plate line provided to connect said upper electrode and
 - 25 said plate transistor through said first contact hole and said
 - 26 second contact hole.

- The semiconductor memory device according to claim 1,
- 2 further comprising:
- 3 a first conductor formed to penetrate said first interlayer
- 4 insulation film and said etch stop layer, and providing an
- 5 electrical connection between said lower electrode of said
- 6 ferro-electric capacitor and said memory cell transistor; and
- 7 a second conductor formed to penetrate said first
- 8 interlayer insulation film and said etch stop layer, and
- 9 providing an electrical connection between said plate transistor
- 10 and said plate line formed in said second contact hole.
 - The semiconductor memory device according to claim 1,
 - 2 wherein said etch stop layer is made of a material which is etched
 - 3 at a rate slower than a rate at which said second interlayer
 - 4 insulation film is etched under etch condition used to form said
 - 5 first and second contact holes.
 - 4. The semiconductor memory device according to claim 3,
 - 2 wherein said etch stop layer is made of a material which is etched
- 3 at a rate slower than a rate at which said first interlayer
- 4 insulation film is etched under etch conditions used to form
- 5 said first and second contact holes.
- 5. The semiconductor memory device according to claim 1,
- 2 wherein said second interlayer insulation film is being
- 3 planarized.

- 1 6. The semiconductor memory device according to claim 5,
- 2 further comprising contact studs formed in said first contact
- 3 hole and said second contact hole.
- 7. A semiconductor memory device comprising:
- 3 a memory cell transistor having source and drain regions
- 4 formed in said semiconductor substrate;
- 5 a first interlayer insulation film formed on said
- 6 semiconductor substrate to cover said memory cell transistor;
- 7 an insulating layer formed on said first interlayer
- 8 insulation film and made of such a material that resists an etchant
- 9 etching an overlying layer directly covering said insulating
- 10 layer;
- 11 a ferro-electric capacitor including a lower electrode
- 12 formed on said insulating layer, a ferro-electric film formed
- 13 on said lower electrode and an upper electrode formed on said
- 14 ferro-electric film; and
- a first contact stud selectively formed in said insulating
- 16 layer and said first interlayer insulation film to provide a
- 17 conductive path between one of said source and drain regions
- 18 of said memory cell transistor and said lower electrode of said
- 19 ferro-electric capacitor.
 - 1 8. The semiconductor memory device according to claim 7,
 - 2 further comprising:
 - 3 a plate transistor having source and drain regions formed

- 4 in said semiconductor substrate;
- 5 a second interlayer insulation film formed on said
- 6 insulating layer and provided as said overlying layer to cover
- 7 said ferro-electric capacitor;
- 8 a first contact hole formed in said second interlayer
- 9 insulation film to expose said upper electrode of said
- 10 ferro-electric capacitor;
- 11 a second contact hole formed in said second interlayer
- 12 insulation film and located above one of said source and drain
- 13 regions of said plate transistor;
- 14 a second contact stud selectively formed in said insulating
- 15 layer and said first interlayer insulation film to make
- 16 electrical connection to one of said source and drain regions
- 17 of said plate transistor; and
- 18 a plate line providing electrical connection between said
- 19 upper electrode of said ferro-electric capacitor and said second
- 20 contact stud.
 - 9. The semiconductor memory device according to claim 7,
 - 2 wherein said overlying layer is a second uppermost level of
 - 3 insulating layer underlying an uppermost level of insulating
 - 4 layer.
- 1 10. A semiconductor memory device comprising a memory cell
- 2 transistor having a ferro-electric capacitor, and a plate
- 3 transistor connected to an upper electrode of said ferro-electric
- 4 capacitor,
- 5 said plate transistor comprising:

- 6 source and drain regions selectively formed in a
- 7 semiconductor substrate;
- 8 a first layer insulation film covering said source and
- 9 drain regions;
- 10 an insulating layer formed on said first interlayer
- 11 insulation film and made of a material different from that making
- 12 up said first interlayer insulation film;
- a contact stud selectively formed in said first interlayer
- 14 insulation film and said insulting layer to make electrical
- 15 connection to one of said source and drain regions of said plate
- 16 transistor;
- 17 a second interlayer insulation film formed on said
- 18 insulating layer; and
- a contact hole formed in said second interlayer insulation
- 20 film to provide electrical connection between said contact stud
- 21 and said upper electrode of said ferro-electric capacitor.
 - 1 11. The semiconductor memory device according to claim
 - 2 10, further comprising a plate line electrically connecting said
 - 3 contact stud and said upper electrode of said ferro-electric
 - 4 capacitor wherein at least a part of said contact stud contacts
 - 5 said plate line through said contact hole and a portion, adjacent
 - 6 said at least a part of said contact stud, of said insulating
 - 7 layer contacts said plate line through said contact hole.
 - 1 12. The semiconductor memory device according to claim
 - 2 10, wherein said contact stud entirely contacts said plate line
 - 3 through said contact hole and portions, surrounding said contact

- 4 stud, of said insulating layer contact said plate line through
- 5 said contact hole.
- 1 13. The semiconductor memory device according to claim
- 2 10, wherein said second interlayer insulation film is a second
- 3 uppermost level of insulating layer underlying an uppermost level
- 4 of insulating layer.